CONNECT WITH US
Oct 13, 00:05
Interview: Microsoft's Maia GM on Maia 300, Taiwan and HBM supply
Microsoft's in-house Azure Maia chips will become the main platform for its own AI services, including Microsoft 365 Copilot, GitHub Copilot and Microsoft Foundry. However, the company will keep using GPUs from Nvidia and AMD, Andrew Wall, general manager of the Azure Maia program, told DIGITIMES.
Entering the fourth quarter of 2026, panel makers face pressure from rising component costs and weakening demand. However, price hikes and production cuts led by Chinese panel manufacturers are expected to prevent panel prices from falling further, while weak third-quarter revenue at AUO and Innolux highlights the need for Taiwanese manufacturers to accelerate their transformation.
Taisic Materials, a Foxconn-backed company under Kenmec Group, operates 65 crystal-growth furnaces as it expands silicon carbide (SiC) ingot and substrate production for AI data centers, advanced packaging, and high-frequency communications. The Taiwan-based materials supplier said the investment is intended to improve crystal quality, production stability, and yield while supporting growing demand for high-efficiency power and advanced thermal architectures.
Samsung Electronics has begun dispatching advanced-process yield engineers from South Korea to its Taylor, Texas, foundry ahead of planned 2nm chip volume production in 2027, South Korea's Financial News reported on October 12, citing industry sources.
SK Hynix has unveiled a new processor architecture designed to reduce power consumption and chip area in solid-state drive (SSD) controllers, expanding its efforts to address storage bottlenecks as AI data centers demand faster and more efficient access to data.
Samsung's US$9B chip expansion faces funding, supply hurdles
Oct 13, 14:40
Samsung affiliates plan to invest a combined KRW12.26 trillion (approx. US$9.18 billion) in semiconductor operations across South Korea and Vietnam, but the projects face different financial and supply-chain challenges. Samsung Electronics plans to finance about 63% of its Vietnamese memory testing investment through future profits, while Samsung Electro-Mechanics (SEMCO) faces potential equipment delivery delays and material supply constraints as it expands semiconductor substrate production.
Engineers from ASML and its optical partner Zeiss have jointly published a research paper in the October issue of the academic journal Journal of Micro/Nanopatterning, Materials and Metrology, formally disclosing "Hyper NA EUV"—the next-generation successor to current high-numerical-aperture extreme ultraviolet (High-NA EUV) lithography systems.
Taiwan has not seen a locally born and educated Nobel Prize winner in the last 40 years since Yuan-Tseh Lee became a laureate in chemistry in 1986. Thus, Taiwan President Ching-te Lai on October 12 reiterated the goal of helping the country produce three more Nobel laureates in physics, chemistry or medicine within 30 years.
Advanced Micro-Fabrication Equipment (AMEC) chairman and general manager Gerald Yin has warned of a potential AI investment bubble, cautioning that surging demand for chipmaking equipment does not shield the semiconductor industry from cyclical swings in capital expenditure.
Shenzhen-based Blue Core Computing (Shenzhen) Technology has raised nearly CNY2 billion (≈ US$298.7 million) in Series B financing to accelerate production of its RISC-V server processors with integrated AI capabilities. The funding follows the deployment of its LX500 chip in Lenovo servers, advancing China's efforts to develop alternatives to x86 and Arm architectures.
China's Hua Hong Group has signed strategic agreements with four domestic semiconductor equipment suppliers to accelerate the adoption of locally developed wafer fabrication tools, reinforcing China's chipmaking self-sufficiency efforts. The partnerships coincide with Hua Hong's ambitious 2030 market-share targets for specialty processes, including embedded flash memory, power management, and image sensors.
After 2013, planar NAND flash memory began reaching its scaling limits at the 15–16nm process node. Capacitive coupling between the floating gates of adjacent memory cells increasingly disrupted their threshold voltages, making stored data harder to read reliably. The problem became particularly acute with the adoption of triple-level cell (TLC) NAND, which requires precise threshold-voltage detection. Changes in the charge stored by neighbouring cells could alter those voltages, making further planar scaling increasingly difficult.