Improved testing is important, but cost is key. Healy cited Qualcomm as finding no problems in 61% of field returns; he attributed this to insufficient testing.
Because of current organization, DFT may be cut to save cost and speed time to market, but this may be a false saving. Small increases in design time can improve time to market and reduce cost of tests. With wafer-level testing at full speed (with BIST), yield at final test improves. This also means less testers as test times are faster.
DFT is a value play, not a cost play.
Samsung HKMG DDR5
Samsung Electronics has expanded its DDR5 DRAM memory portfolio with a 512GB DDR5 module...
Photo: Company
Nvidia GeForce RTX 30 series GPUs
Nvidia's GeForce RTX 30 series GPUs are powered by the company's Ampere architecture. The...
Photo: Company
Apple HomePod mini
Apple's HomePod mini is the newest addition to the HomePod family. At just 3.3 inches tall,...
Photo: Company
Apple 13-inch MacBook Pro with Magic Keyboard
Apple has updated the 13-inch MacBook Pro with the new Magic Keyboard for an improved typing...
Photo: Company
Apple iPad Pros
Apple's new iPad Pros comes with the latest A12Z Bionic chip, an ultra-wide camera, studio-quality...
Photo: Company
With the 2025 OCP APAC Summit set to kick off next week in Taipei, industry attention is turning toward...
The Open Compute Project (OCP) is bringing together APAC communities for a very special two-day, in-person Summit to explore the many challenges and...
Humanoid robotics, 2025 - Market trends, critical components & strategic shifts
DIGITIMES believes that due to the high cost of hardware components, humanoid robots can hardly see rapid adoption across various...
Innolux deployments with Pioneer acquisition
Innolux to invest NT$33.7 billion to acquire Pioneer, a move driven by three key strategic initiatives to expand its automotive...
South Korea panel maker business status
South Korea's two major panel makers have made progress in restructuring their businesses and will continue to strengthen OLED...