TSMC to talk about sub-3nm process, SoIC at upcoming tech forums
Monica Chen, Taipei; Jessie Shen, DIGITIMES
TSMC at its upcoming technology symposiums will disclose more details about the foundry's 3nm and 2nm process nodes, and advanced 3D heterogeneous integration technology, such as SoIC (system-on-integrated chips) packaging.
The article you are trying to open requires News database subscription. Please sign in if you wish to continue.