中文網
Taipei
Thu, Jun 30, 2022
21:31
mostly clear
28°C
CONNECT WITH US

Cadence DDR5 IP test chip runs with Micron prototype DRAM

Jessie Shen, DIGITIMES, Taipei 0

Cadence has disclosed a test chip containing next-generation DDR5 memory interface IP, which operates with Micron Technology's prototype DRAM chips. The test chip was fabricated in TSMC's 7nm process, containing both the controller and PHY, according...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
Related stories