Bits + chips
ASE, Cadence deliver SiP EDA solution
Jessie Shen, DIGITIMES, Taipei

Advanced Semiconductor Engineering (ASE) and Cadence Design Systems have collaborated to release a system-in-package (SiP) EDA solution that addresses the challenges of designing and verifying fan-out chip-on-substrate (FOCoS) multi-die packages, according...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
Realtime news
© 2019 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.