Bits + chips
Cadence design tools certified for TSMC 7nm design starts and 10nm production
Press release; Jessie Shen, DIGITIMES

Cadence Design Systems has announced that its digital, signoff and custom/analog tools have achieved V1.0 Design Rule Manual (DRM) and SPICE certification from TSMC for its 10nm FinFET process. Cadence and TSMC are also continuing to collaborate on...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
© 2019 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.