Bits + chips
Cadence announces memory model for LPDDR5
Press release; Jessie Shen, DIGITIMES

Cadence Design Systems has announced the Cadence Memory Model for the LPDDR5 standard. This new verification IP (VIP) product enables engineers to verify that system-on-chip (SoC) designs are compliant with the JEDEC interface standard, and that they...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
Realtime news
© 2020 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.