CONNECT WITH US

MIPS accelerates S8200 RISC-V NPU timeline

Sherri Wang, DIGITIMES Asia, Taipei 0

Credit: MIPS

MIPS has accelerated the development timeline of its S8200 neural processing unit, a RISC-V–based NPU designed for real-time, low-latency edge AI, as the company continues to advance its strategy around...

The article requires paid subscription. Subscribe Now