CONNECT WITH US

Column: From 3D NAND to 3D DRAM — how vertical stacking is reshaping memory chip manufacturing

Yu-Chun Lin, Column
0

Credit: AFP

After 2013, planar NAND flash memory began reaching its scaling limits at the 15–16nm process node...

The article requires paid subscription. Subscribe Now