Bits + chips
Cadence announces IP portfolio for TSMC 10nm FinFET process
Jessie Shen, DIGITIMES, Taipei

Cadence Design Systems has announced an intellectual property (IP) portfolio for TSMC's 10nm FinFET (N10) process. Cadence has already secured multiple design wins with this portfolio and is actively engaged with customers as adoption of TSMC's leading-edge...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
© 2019 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.