CONNECT WITH US

IC designers facing verification barrier for 65nm chips

Claire Sung, Hsinchu; Rodney Chan, DIGITIMES Asia 0

While migrating towards advanced processes, Taiwan's IC designers are faced with the challenges from verification accompanying the 65nm-and-below processes, according to Deirdre Hanford, senior vice president for worldwide application services at Syn...

The article requires paid subscription. Subscribe Now