Bits + chips
Cadence offers design tools for TSMC InFO packaging
Press release; Jessie Shen, DIGITIMES

Cadence Design Systems has announced that its Allegro system-in-package (SiP) and physical verification system (PVS) implementation technologies have been enabled for TSMC's integrated fan-out (InFO) packaging technology. By providing an integrated...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
Realtime news
© 2019 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.