Bits + chips
Synopsys announces availability of silicon-proven IP portfolio for TSMC 16nm FinFET Plus processes
Press release; Jessie Shen, DIGITIMES

Synopsys has announced the availability of a portfolio of DesignWare PHY IP for TSMC's 16nm FinFET Plus (16FF+) processes.

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
Realtime news
© 2019 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.