Bits + chips
Synopsys tapes out DesignWare, Interface IP for TSMC 7nm FinFET process
Jessie Shen, DIGITIMES, Taipei

Synopsys has announced the successful tape-out of a broad portfolio of DesignWare Foundation and Interface PHY IP for TSMC's 7nm process technology, including logic libraries, embedded memories, embedded test and repair, USB 3.1/2.0, USB-C 3.1/DisplayPort...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
Realtime news
© 2019 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.