Improved testing is important, but cost is key. Healy cited Qualcomm as finding no problems in 61% of field returns; he attributed this to insufficient testing.
Because of current organization, DFT may be cut to save cost and speed time to market, but this may be a false saving. Small increases in design time can improve time to market and reduce cost of tests. With wafer-level testing at full speed (with BIST), yield at final test improves. This also means less testers as test times are faster.
DFT is a value play, not a cost play.
Samsung HKMG DDR5
Samsung Electronics has expanded its DDR5 DRAM memory portfolio with a 512GB DDR5 module...
Photo: Company
Nvidia GeForce RTX 30 series GPUs
Nvidia's GeForce RTX 30 series GPUs are powered by the company's Ampere architecture. The...
Photo: Company
Apple HomePod mini
Apple's HomePod mini is the newest addition to the HomePod family. At just 3.3 inches tall,...
Photo: Company
Apple 13-inch MacBook Pro with Magic Keyboard
Apple has updated the 13-inch MacBook Pro with the new Magic Keyboard for an improved typing...
Photo: Company
Apple iPad Pros
Apple's new iPad Pros comes with the latest A12Z Bionic chip, an ultra-wide camera, studio-quality...
Photo: Company
AI EXPO Taiwan 2024 takes place at the Taipei Expo Park from April 24 to 26. The main theme of this year is "AIvolution," with a focus on five major...
Samsung handset supply chain in northern Vietnam
Based on an observation of upstream suppliers and downstream customers of Samsung Electronics and its associated companies in...
Status of EV solid-state battery market
China, Japan and South Korea are all keen on pushing the development of solid-state batteries for EVs with volume production...
Samsung strategy and capacity deployment in India and Vietnam
Samsung has been pushing investments in Vietnam and India and is expected to continue doing so for the next several years as...