Taipei, Thursday, April 17, 2014 00:18 (GMT+8)
partly cloudy
Taipei
24°C
IDF San Francisco: Intel CEO displayed a silicon wafer built on 22nm process
Photo: Monica Chen [Sep 24, 2009]

Intel president and CEO Paul Otellini has displayed a silicon wafer containing its first working chips built on 22nm process technology. The 22nm test circuits include both SRAM memory as well as logic circuits to be used in future Intel processors, according to Intel.

The 22nm wafer displayed by Otellini is made up of individual die containing 364 million bits of SRAM memory and has more than 2.9 billion transistors packed into an area the size of a fingernail. The chips contain the smallest SRAM cell used in working circuits ever reported at 0.092-square microns, claimed Intel. The devices rely on a third-generation high-k metal gate transistor technology for improved performance and lower leakage power.

Global tablet tracker
China touch tracker
2014 global notebook demand forecast
  • Trends in the upstream LED equipment and materials industries, 2H13

    This report examines the outlook for upstream, which includes MOCVD equipment, rare earth materials and sapphire substrates, is also particularly significant as an indicator of trends in the LED industry as a whole over the next year.

  • Global AMOLED market analysis and forecast, 2011-2015

    This report analyzes the current state of development and strategies of the two largest AMOLED panel makers, Samsung and LG Display, examines the potential of the AMOLED handset panel and OLED TV markets, and takes an in-depth look at the competitiveness of S. Korea in the AMOLED sector.

  • ASPs of TD-LTE chips to remain stable initially as suppliers are limited

    While a number of IC vendors have begun shipping chips supporting TD-LTE, including base band chips, radio frequency chips, APs, SoC solutions and soft modems, shipments of base band chips account for a majority share of total TD-LTE chip shipments currently, according to Digitimes Research.