Bits + chips
HiSilicon expands adoption of Cadence tools and IP for advanced-node FinFET designs
Press release; Jessie Shen, DIGITIMES

Cadence Design Systems announced on December 1 that HiSilicon Technologies has signed an agreement to significantly expand its use of the Cadence digital and custom/analog flows for 16nm FinFET designs, and to collaborate on the design flow for 10nm...

The article you are trying to open requires News database subscription. Please sign in if you wish to continue.
© 2020 DIGITIMES Inc. All rights reserved.
Please do not republish, publicly broadcast or publicly transmit content from this website without written permission from DIGITIMES Inc. Please contact us if you have any questions.