CONNECT WITH US

Breaking AI's memory wall: former TSMC VP charts a path with HBM, optical links and 3D stacking

, Taipei
0

H.-S. Philip Wong, the Willard R. and Inez Kerr Bell Professor in the School of Engineering at Stanford University. Credit: DIGITIMES

AI processor performance continues to improve, but memory bandwidth is growing more slowly, making data supply a major constraint on AI chip performance and energy efficiency...

The article requires paid subscription. Subscribe Now