Taipei, Wednesday, April 16, 2014 22:42 (GMT+8)
partly cloudy
Taipei
24°C
IDF San Francisco: Intel CEO displayed a silicon wafer built on 22nm process
Photo: Monica Chen [Sep 24, 2009]

Intel president and CEO Paul Otellini has displayed a silicon wafer containing its first working chips built on 22nm process technology. The 22nm test circuits include both SRAM memory as well as logic circuits to be used in future Intel processors, according to Intel.

The 22nm wafer displayed by Otellini is made up of individual die containing 364 million bits of SRAM memory and has more than 2.9 billion transistors packed into an area the size of a fingernail. The chips contain the smallest SRAM cell used in working circuits ever reported at 0.092-square microns, claimed Intel. The devices rely on a third-generation high-k metal gate transistor technology for improved performance and lower leakage power.

Global tablet tracker
China FPD industry, 2013-2016
2014 global smartphone market forecast
  • China flat panel display industry outlook, 2013-2016

    This Digitimes Research Special Report outlines and analyzes the key trends and players that are influencing the continued development of China large-size and small-to medium size TFT LCD panel industry, while providing related growth forecasts for the industry through 2016.

  • TD-LTE market developments and forecast, 2014-2016

    TD-LTE has become the mainstream global choice for the construction of 4G asymmetric frequency spectrum networks. This Digitimes Research Special Report examines the current global status of TD-LTE, and forecasts developments in the TD-LTE supply chain in China and worldwide through 2016.