Taipei, Wednesday, November 22, 2017 01:20 (GMT+8)
partly cloudy
Taipei
22°C
IDF San Francisco: Intel CEO displayed a silicon wafer built on 22nm process
Photo: Monica Chen [Sep 24, 2009]

Intel president and CEO Paul Otellini has displayed a silicon wafer containing its first working chips built on 22nm process technology. The 22nm test circuits include both SRAM memory as well as logic circuits to be used in future Intel processors, according to Intel.

The 22nm wafer displayed by Otellini is made up of individual die containing 364 million bits of SRAM memory and has more than 2.9 billion transistors packed into an area the size of a fingernail. The chips contain the smallest SRAM cell used in working circuits ever reported at 0.092-square microns, claimed Intel. The devices rely on a third-generation high-k metal gate transistor technology for improved performance and lower leakage power.

Global notebook shipment forecast, 2017 and beyond
China AMOLED panel capacity expansion forecast, 2016-2020
Global notebook shipment forecast, 2017 and beyond
  • China AMOLED panel capacity expansion forecast, 2016-2020

    This Digitimes Research Special Report examines the China AMOLED industry, focusing on the expansion capacity of the makers, the current implementation plans of major smartphone vendors in the market and the technological hurdles faced by the China makers.

  • Global AP demand forecast, 2017-2020

    Digitimes Research expects global AP shipments to surpass the 1.9 billion mark in 2017, with smartphones remaining the main application. Qualcomm will be leading the market in 2017, as other players continue playing catch up and scramble for funds to invest in more diverse applications.

  • Global notebook shipment forecast, 2017 and beyond

    This Digitimes Special Report examines key factors in the notebook industry, including products, vendors and ODMs, that will affect total shipments in 2017 and through 2021.